Giters

JohnLy57 / Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation

Completed as a part of my Digital Logic and Computer Organization class

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Designed on a Cyclone IV FPGA in Verilog for Cornell ECE 2300

About

Completed as a part of my Digital Logic and Computer Organization class

Languages

Language:Verilog 85.7%Language:HTML 9.6%Language:Stata 4.3%Language:Mathematica 0.3%Language:Standard ML 0.1%Language:Scheme 0.0%