Imellal

Imellal

Geek Repo

Github PK Tool:Github PK Tool

Imellal's repositories

RTL-workshop-Sky130-PDK

RTL Design using Verilog with Sky130 PDK

FPGA-Design-Flow-using-Vivado

This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite

Language:HTMLStargazers:0Issues:0Issues:0

kalman_mppt

mppt algorithm using kalman filter in VHDL

Language:VHDLLicense:GPL-2.0Stargazers:0Issues:0Issues:0

MachineLearningWithPython

Get started with Machine Learning with Python - An introduction with Python programming examples

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

Phase-Locked-Loop-Design-using-SKY130nm-Technology

Workshop, 31 July 2021 and 1 August 2021

Stargazers:0Issues:0Issues:0

RISC-V_MYTH_Workshop

Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for Me in Thirty Hours" Workshop

Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

RTL_Workshop_Sky130

5 days workshop with RTL Design using Sky130 PDK. Practical training of verilog RTL design using yosys for different cases.

Stargazers:0Issues:1Issues:0
Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0