Giters

HisenZhang / Advanced-VLSI-Design

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Advanced VLSI Design

  • FIR-filter: FIR filter with parallel L=3 and pipeline.
  • FT8-mod: Final project: FT8 encoder.

About

Languages

Language:Verilog 57.1%Language:SystemVerilog 39.1%Language:MATLAB 3.8%