This project builds a dual-core CPU with System Verilog. It has basic features like pipelines, icache and dcache. There are also efforts puts into optimizations including instruction forwarding and hazard detection.
This project builds a dual-core CPU with System Verilog. It has basic features like pipelines, icache and dcache. There are also efforts puts into optimizations including instruction forwarding and hazard detection.