Greg Chadwick (GregAC)

GregAC

Geek Repo

Location:Bristol, UK

Home Page:gregchadwick.co.uk/blog

Twitter:@GregAChadwick

Github PK Tool:Github PK Tool

Greg Chadwick's repositories

pico-stuff

Misc things related to the Raspberry Pi Pico / RP2040

rrs

Rust RISC-V Simulator

Language:RustLicense:NOASSERTIONStargazers:22Issues:1Issues:0

ibex_super_system

Ibex Super System is DEPRECATED, and has become the Ibex Demo System: https://github.com/lowRISC/ibex-demo-system which is maintained by lowRISC.

Language:SystemVerilogLicense:Apache-2.0Stargazers:8Issues:2Issues:6

riscv-dv

SV/UVM based instruction generator for RISC-V processor verification

Language:SystemVerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

rpi-v3d

A collection of tools and libraries for working with V3D on the Raspberry Pi

Language:CStargazers:1Issues:1Issues:0

cheriot-ibex

cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

cheriot-rtos

The RTOS components for the CHERIoT research platform

Language:C++License:MITStargazers:0Issues:0Issues:0

crt-lowrisc

Compiler Repository Toolkit

Language:StarlarkLicense:Apache-2.0Stargazers:0Issues:0Issues:0

edalize

An abstraction library for interfacing EDA tools

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

embench-iot

The main Embench repository

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:1Issues:0

ibex

Ibex is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, previously known as zero-riscy.

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

ibex-demo-system

A demo system for Ibex including debug support and some peripherals

Language:CLicense:Apache-2.0Stargazers:0Issues:0Issues:0

opentitan

OpenTitan: Open source silicon root of trust

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
License:BSD-3-ClauseStargazers:0Issues:0Issues:0
Language:CLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

riscv-isa-manual

RISC-V Instruction Set Manual

Language:TeXLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:MakefileStargazers:0Issues:0Issues:0

sonata-rp2040

rp2040 firmware for Sonata

License:BSD-3-ClauseStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

sonata-software

Software, build flows and examples for the Sonata System

License:Apache-2.0Stargazers:0Issues:0Issues:0

sonata-system

A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI

License:Apache-2.0Stargazers:0Issues:0Issues:0

style-guides

lowRISC Style Guides

License:CC-BY-4.0Stargazers:0Issues:0Issues:0

verilator

Verilator open-source SystemVerilog simulator and lint system

Language:C++License:LGPL-3.0Stargazers:0Issues:0Issues:0