FPGA-Systems / drawio-hdl-builder

Drawio => VHDL and Verilog

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Drawio HDL Builder

This tool provide an ability to generate wrappers according project hierarchy created in Drawio tool.

Drawio HDL Builder is not a part of Drawio extensions, it's a separate web-based page, running locally on your PC (simple HTML page, working with any web browser)

We provide a small library FSLib which will help you build project hierarchy with instances, connecting and then generate HDL (VHDL and Verilog) code.

How to start

  1. Download and unzip this "Drawio HDL Builder" repository

  2. Download and install Drawio or use web-version

  3. Create a new diagram in Drawio

  4. Remove "Compressed" checkbox in diagram settings: File => Properties => uncheck "Compressed" => Apply

  5. Assign FSLib : File => Open Library

  6. Use prepared template from FSLib to create project hierarchy. Learn more from this tutorial

  7. After you complete open index.html file from downloaded "Drawio HDL Builder" repository

  8. Choose your .drawio diagram file

  9. Press "Do Magic" button

  10. Select necessary modules from project using checkboxes, "Select All" or "Clear All" buttons

  11. Press "Download" button to save files. Press allow to multiple downloads, if your browser ask.

PS: do not look at source code, except StackOverflow it's terrible.

About

Drawio => VHDL and Verilog


Languages

Language:CSS 73.4%Language:JavaScript 25.4%Language:HTML 1.2%