Electro-SPY / Phase-Locked-Loop

We are designing a CP-PLL. The following link provides resources about PLL design.

https://drive.google.com/drive/folders/1gMaTpMKlD9F_9fX-aojiaM1V_fqbmQ_w?usp=sharing

Geek Repo

Github PK Tool