Dipeshmkwana / DesignSV

Plan is to make some design projects using systemverilog

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

systemverilog

Plan is to make some design projects using systemverilog

About

Plan is to make some design projects using systemverilog

License:MIT License


Languages

Language:SystemVerilog 86.6%Language:Perl 11.3%Language:Verilog 2.1%