Datum Technology Corporation (Datum-Technology-Corporation)

Datum Technology Corporation

Datum-Technology-Corporation

Geek Repo

Location:Canada

Home Page:www.datumtc.ca

Twitter:@DatumTCC

Github PK Tool:Github PK Tool

Datum Technology Corporation's repositories

core-v-mcu-uvm

CORE-V MCU UVM Environment and Test Bench

Language:SystemVerilogStargazers:4Issues:0Issues:0

mio_digital_design_project_template

DTC Digital Design Project Template

Stargazers:4Issues:0Issues:0

core-v-mcu

This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.

Language:SystemVerilogLicense:NOASSERTIONStargazers:1Issues:0Issues:0

mio_agent_template

Moore.io Project Template

Stargazers:1Issues:0Issues:0

mio_demo

Moore.io Demo Project

Language:SystemVerilogStargazers:1Issues:0Issues:0

core-v-verif

Functional verification project for the CORE-V family of RISC-V cores.

Language:AssemblyLicense:NOASSERTIONStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

programs

Documentation for the OpenHW Group's set of CORE-V RISC-V cores

Language:JavaScriptLicense:NOASSERTIONStargazers:0Issues:0Issues:0

pulp_platform_axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

sve_files

Preferences and other configuration files for M.Ballance's SVEditor Eclipse Plug-in (highly recommended)

Stargazers:0Issues:0Issues:0
Language:ShellLicense:Apache-2.0Stargazers:0Issues:0Issues:0

core-v-docs

Documentation for the OpenHW Group's set of CORE-V RISC-V cores

Language:MakefileLicense:NOASSERTIONStargazers:0Issues:0Issues:0

uvm

Moore.io UVM Distribution

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0