Dai-dirk

Dirk Dai's repositories

The FPT'21 paper "APIR-DSP" source code.

Language:Verilog400

UPTRA: An Ultra-Parameterized Temporal CGRA Modeling and Optimization

Language:Verilog200

A 32-bit Baugh-Wooley multiplier with carry-select add.

Language:VerilogMIT100

HETA: A Heterogeneous Temporal CGRA Modeling and Bayesian-based Optimization

Language:Verilog100

https://aha.readthedocs.io/en/latest/

Language:Python000

An integrated CGRA design framework

Language:ScalaMIT000

Template-based Reconfigurable Architecture Modeling Framework

Language:C++NOASSERTION000