Chirag Adiga's repositories

77DaysRTL

This is my RTL coding journey starting from Basics and building up to a project that goes on my Resume.

Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

DRAM-Bender

DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art DDR4 modules of different form factors. Five prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf

License:MITStargazers:0Issues:0Issues:0

riscv-dv

Random instruction generator for RISC-V processor verification

License:Apache-2.0Stargazers:0Issues:0Issues:0

Motion_Estimator_28nm

Design of RTL to GDS2 layout for ME with 15 FPS for 8 bit gray-scale coded pictures with Reference block of 16X16 px and search window of 32X32 px

Language:VerilogStargazers:1Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

nRF52-ble-app-lbs

Simple example application showing how to do a custom service. Fully explained in nAN-36, available on www.nordicsemi.com.

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0