This repository is not active

About

Languages

Language:Verilog 23.8%Language:C 21.8%Language:HTML 14.8%Language:SystemVerilog 13.5%Language:VHDL 12.1%Language:Makefile 8.2%Language:Tcl 2.9%Language:Assembly 0.9%Language:TeX 0.8%Language:C++ 0.3%Language:Shell 0.3%Language:Objective-C 0.3%Language:Stata 0.1%Language:Python 0.1%Language:Scala 0.1%Language:Perl 0.1%Language:GDB 0.0%Language:Mathematica 0.0%Language:Scheme 0.0%Language:Standard ML 0.0%Language:Forth 0.0%