Ben-401's repositories

pyminer

Python miner for bitcoin

License:MITStargazers:0Issues:0Issues:0

mega65-core

MEGA65 FPGA core

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

JsonParser

FAST - JsonParser

Language:C++License:MITStargazers:1Issues:0Issues:0

mega65-freezemenu

Freeze Menu Program for the MEGA65

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0

mega65-fdisk

FDISK+Format Utility for MEGA65

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0

NanoVNA

Very Tiny Palmtop Vector Network Analyzer

Stargazers:0Issues:0Issues:0

sha256

A simple SHA-256 implementation in VHDL

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

hwt

VHDL/Verilog/SystemC code generator, simulator writen in python/c++

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

myhdl

The MyHDL development repository

Language:PythonLicense:LGPL-2.1Stargazers:0Issues:0Issues:0

hdlConvertor

verilog and vhdl parser module for python

Language:C++Stargazers:0Issues:0Issues:0

Sha256_Hw_Accelerator

SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent

Stargazers:0Issues:0Issues:0

aws-fpga

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:ShellStargazers:0Issues:0Issues:0

lcd64

mega65+nexys+lcd+go64

Language:CStargazers:2Issues:0Issues:0

lab-401

documents related to workflow in Lab-4.01

Stargazers:0Issues:0Issues:0

blank-ise

template for vhdl/fpga projects

Language:VHDLStargazers:0Issues:0Issues:0

hdlparse

Simple parser for extracting VHDL documentation

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

roc

Real-time audio streaming over network.

Language:C++License:MPL-2.0Stargazers:0Issues:0Issues:0

m65dbg

An enhanced remote serial debugger/monitor for the mega65 project

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0

oh

Silicon proven Verilog library for IC and FPGA designers

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

mppcb

files related to the KP/BG/PGS project

Stargazers:0Issues:0Issues:0

pyVHDLParser

Streaming based VHDL parser.

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

rpi-can-logger

Project to log CAN bus data from a PiCAN2 and a GPS module

Language:PythonStargazers:0Issues:0Issues:0
Language:VHDLStargazers:0Issues:0Issues:0

webcan

View data from RPi-can-logger

Language:MakoStargazers:0Issues:0Issues:0

symbolator

HDL symbol generator

Language:PythonLicense:MITStargazers:0Issues:0Issues:0
Language:VHDLStargazers:0Issues:0Issues:0

hello-world

Simple "Hello World" program for MEGA65, using CC65 to compile, and XEmu to test

Language:MakefileLicense:GPL-3.0Stargazers:0Issues:0Issues:0

mega65pics

pictures/images for the mega65 documentation

Stargazers:1Issues:0Issues:0