John Samuel Ebenezer (Badboy1307)

Badboy1307

Geek Repo

Github PK Tool:Github PK Tool


Organizations
qxresearch

John Samuel Ebenezer's repositories

Badboy1307

Config files for my GitHub profile.

CAD-Algorithms

This is the repo for submitting your CAD Algorithms

Language:PythonStargazers:1Issues:0Issues:0

caravel

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:1Issues:0

caravel_carrier

Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.

License:MITStargazers:1Issues:1Issues:0

DFFRAM

Standard Cell Library based Memory Compiler using DFF cells

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:1Issues:0

dpll

A collection of phase locked loop (PLL) related projects

Language:VerilogStargazers:1Issues:1Issues:0

edalize

An abstraction library for interfacing EDA tools

Language:PythonLicense:BSD-2-ClauseStargazers:1Issues:1Issues:0

hummingbird

Hummingbird compiles trained ML models into tensor computation for faster inference.

Language:PythonLicense:MITStargazers:1Issues:1Issues:0

mflowgen

mflowgen -- A Modular ASIC/FPGA Flow Generator

Language:PythonLicense:BSD-3-ClauseStargazers:1Issues:1Issues:0

ML-For-Beginners

12 weeks, 24 lessons, classic Machine Learning for all

Language:Jupyter NotebookLicense:MITStargazers:1Issues:1Issues:0

OpenSTA

OpenSTA engine

Language:C++License:GPL-3.0Stargazers:1Issues:1Issues:0

react-native-windows

A framework for building native Windows apps with React.

Language:C++License:NOASSERTIONStargazers:1Issues:1Issues:0

sv2v

SystemVerilog to Verilog conversion

Language:HaskellLicense:BSD-3-ClauseStargazers:1Issues:1Issues:0

warp-v

WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.

Language:JavaScriptLicense:BSD-3-ClauseStargazers:1Issues:1Issues:0

Windows-Machine-Learning

Samples and Tools for Windows ML.

License:MITStargazers:1Issues:0Issues:0
Language:PythonLicense:GPL-3.0Stargazers:0Issues:2Issues:0

OpenLane__Documentation

OpenLane Documentation

Stargazers:0Issues:2Issues:0

abc

ABC: System for Sequential Logic Synthesis and Formal Verification

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Stargazers:0Issues:1Issues:0

f4pga

FOSS Flow For FPGA

License:Apache-2.0Stargazers:0Issues:0Issues:0

github-slideshow

A robot powered training repository :robot:

Language:HTMLLicense:MITStargazers:0Issues:2Issues:2

hwt

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

mcy

Mutation Cover with Yosys (MCY)

License:ISCStargazers:0Issues:0Issues:0

oss-cad-suite-build

Multi-platform nightly builds of open source digital design and verification tools

Language:PythonLicense:ISCStargazers:0Issues:1Issues:0

sby

SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows

Language:PythonLicense:NOASSERTIONStargazers:0Issues:1Issues:0

sky130_workspace

Install xschem + xschem_sky130 + skywater-pdk + ngspice +adms +ASITICsky130

Language:ShellStargazers:0Issues:1Issues:0

Vehicle-Warning-Indicator-System

A deep learning and computer vision based warning indicator system for the vehicle drivers using live dash-cam footage.

Language:PythonStargazers:0Issues:1Issues:0