Bowen Hu (B0WEN-HU)

B0WEN-HU

Geek Repo

Company:Fudan University

Location:Shanghai, China

Home Page:https://b0wen-hu.github.io/

Github PK Tool:Github PK Tool

Bowen Hu's repositories

gr-verilog

This is an OOT module for GNU Radio integrating verilog simulation feature

Language:C++License:GPL-3.0Stargazers:37Issues:3Issues:2

64-point-FFT

The 64-point FFT hardware DSP implemented by butterfly structure

Language:VerilogStargazers:2Issues:0Issues:0

Fractal_Multithreading_demo

This is a demo of the C++11 Multithreading feature

Language:C++Stargazers:2Issues:0Issues:0

gnuradio

GNU Radio

Language:C++License:GPL-3.0Stargazers:2Issues:0Issues:0

verilog-6502

A Verilog HDL model of the MOS 6502 CPU

Language:VerilogStargazers:2Issues:0Issues:0

Cryptology_web_demo

This is a demo website powered by Django

Language:HTMLStargazers:1Issues:0Issues:0

Finite-field-systolic-array-multiplier

Finite field systolic array multiplier implemented by systolic array

Language:VerilogStargazers:1Issues:0Issues:0

gr-mytutorial

Tutorial of GNU Radio block

Language:C++Stargazers:1Issues:0Issues:0

GSoC-19-Proposal

GSoC19: Cycle-accurate Verilog Design Simulation Integration @ GNU Radio

hakko_t12_stm32

The soldering iron controller built on stm32 micro controller

Language:C++Stargazers:1Issues:0Issues:0

hello-world

An initial hello-world repository

Stargazers:1Issues:0Issues:0

Sparse_matrix_addition

This is a sparse-matrix-addition program that work with MATLAB

Language:CStargazers:1Issues:0Issues:0

Verilator_SIM_standalone

This is a Verilator simulation standalone demo

Language:C++Stargazers:1Issues:0Issues:0
Language:HTMLLicense:MITStargazers:0Issues:0Issues:0

Channel-coding-simulations

Some channel coding simulations by C++

Language:C++Stargazers:0Issues:0Issues:0

chisel-template

My template project for beginning new Chisel work

Language:ScalaStargazers:0Issues:0Issues:0

Plugin-demo

A demo of plugin structure

Language:ShellStargazers:0Issues:0Issues:0