Atul Kumar's repositories

A5-1_Cipher_algorithm

Implementation of A5/1 Cipher Algorithm to encrypt and decrypt Images in verilog. Used Python for Image Processing libraries

Language:CStargazers:1Issues:1Issues:0

256x8-bit-Dual-Port-RAM-

Implementation of 256bit x 8bit Dual Port RAM in Verilog

Language:CStargazers:0Issues:1Issues:0
Language:CStargazers:0Issues:1Issues:0

Booth-s-Multiplier

Implementing multiplier using Booth's algorithm

Language:CStargazers:0Issues:1Issues:0

gym-handOfJustice

This is a OpenAI gym that has a robotic arm with 12 joints and which takes in a video feed to imitate those poses in feed.

Language:PythonStargazers:0Issues:0Issues:0

Hand-Imitation

RL based learning for a robotic arm to imitate a given hand in a image feed

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

HDLBits-Solutions

Solution of the problems in HDLBits website

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:1Issues:0

Hindi-Handwritten-Word-Recognition

Implementation of Handwritten Hindi Word Recognizer written in Tensorflow, Keras and OpenCV

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

OpenROAD-flow-scripts

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

Restoring-Division-Algorithm-for-Unsigned-Integer-Division

Implementation of Restoring Division Algorithm for unsigned integers in Verilog

Language:JavaScriptStargazers:0Issues:1Issues:0

RISC-V-Processor

Implementation of RISC-V processor using Verilog in Xilinx Vivado

Language:VerilogStargazers:0Issues:0Issues:0

SDE-Sheet-Challenge-Solutions

regular upload of solutions of Striver's SDE sheet

Language:C++Stargazers:0Issues:1Issues:0

Vedic_Multiplier

Implementation of 4-bit Vedic Multiplier in Verilog ISE

Language:CStargazers:0Issues:1Issues:0
Language:ShellLicense:NOASSERTIONStargazers:0Issues:1Issues:0