Implemented SNES on an FPGA.
The hardware discription language is original expanded SFL+.
(SFL: Structured Function description Language Tutorial)
FPGA data is available at:
https://pgate1.at-ninja.jp/SNES_on_FPGA/index.html#release
feat. DE2-115
|
feat. DE0-CV
|