André Merendeira's repositories

iob-mem

Verilog behavioral description of various memories

Language:VerilogLicense:MITStargazers:1Issues:0Issues:0

iob-soc

RISC-V System on Chip Template Based on the picorv32 Processor

Language:PythonLicense:MITStargazers:1Issues:1Issues:0
Language:CLicense:MITStargazers:0Issues:0Issues:0

iob-cache

Verilog configurable cache

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0
Language:TclStargazers:0Issues:0Issues:0
Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

iob-picorv32

IOb_SoC version of the Picorv32 RISC-V Verilog IP core

Language:VerilogStargazers:0Issues:0Issues:0
Language:CLicense:ZlibStargazers:0Issues:0Issues:0
Language:VerilogLicense:MITStargazers:0Issues:0Issues:0
Language:TeXLicense:MITStargazers:0Issues:0Issues:0

iob-timer

Simple Timer IP Core in Verilog

Language:CLicense:MITStargazers:0Issues:0Issues:0
Language:CLicense:MITStargazers:0Issues:0Issues:0

py2hwsw

a Python framework for managing embedded HW/SW projects

License:MITStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

verilog-axi

Verilog AXI components for FPGA implementation

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0