André Merendeira's repositories
Language:CMIT000
iob-cache
Verilog configurable cache
Language:VerilogMIT000
Language:Tcl000
Language:VerilogMIT000
iob-picorv32
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
Language:Verilog000
Language:CZlib000
Language:VerilogMIT000
Language:TeXMIT000
iob-timer
Simple Timer IP Core in Verilog
Language:CMIT000
Language:CMIT000
py2hwsw
a Python framework for managing embedded HW/SW projects
MIT000
Language:C000
Language:C++000
Language:VerilogMIT000
verilog-axi
Verilog AXI components for FPGA implementation
Language:VerilogMIT000