Giters

Adhesh148 / ParseNPath

A Gate-Level Design Based Verilog Code Parser that finds the Path from all Input to Output Nodes.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

ParseNPath

A Gate-Level Design Based Verilog Code Parser that finds the Path from all Input to Output Nodes.

About

A Gate-Level Design Based Verilog Code Parser that finds the Path from all Input to Output Nodes.

Languages

Language:Python 61.0%Language:Verilog 39.0%