An implementation in Verilog of Hamming encoding on (15,11) and decoding, with an additional parity bit.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool