zhushunyi's repositories

harmonyos-tutorial

HarmonyOS Tutorial. 《跟老卫学HarmonyOS》

Arduino

open-source electronics platform

Language:JavaLicense:NOASSERTIONStargazers:0Issues:1Issues:0

ARM_Cortex-M3

该项目依据全国大学生集成电路创新创业大赛“ARM杯”赛题要求,在FPGA上搭建Cortex-M3软核、图像协处理器,并通过OV5640摄像头采集车牌图像,实现对车牌的识别与结果显示。项目基于Altera DE1 FPGA搭载Cortex-M3软核,依据AHB-Lite总线协议,将LCD1602、RAM、图像协处理器等外设挂载至Cortex-M3。视频采集端,设计写FiFo模块、SDRAM存储与输出、读FiFo模块、灰度处理模块、二值化、VGA显示等模块。最终将400位宽的结果数据(对应20张车牌)存储在RAM中,输出至AHB总线,由Cortex-M3调用并显示识别结果。

Language:VerilogStargazers:0Issues:1Issues:0

basic_verilog

Must-have verilog systemverilog modules

Language:VerilogStargazers:0Issues:1Issues:0

benchmark-dhrystone

"DHRYSTONE" Benchmark Program by Reinhold P. Weicker

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

BM3451XXDC-T28A-Board

Rechargeable battery protection board based on BM3451 IC

License:NOASSERTIONStargazers:0Issues:0Issues:0

Cores-SweRV

SweRV EH1 core

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

CVprojects

computer vision projects | 计算机视觉等好玩的AI项目

Language:PythonStargazers:0Issues:1Issues:0

deskreen

Deskreen turns any device with a web browser into a secondary screen for your computer

Language:TypeScriptLicense:AGPL-3.0Stargazers:0Issues:1Issues:0

e203_hbirdv2

The Ultra-Low Power RISC-V Core

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

Ethernet-1G

Example of verilog-2001 code for realization Ethernet 1G receive/transmit UDP, ICMP, IP data on Virtex6 MAC IP.

Language:VerilogStargazers:0Issues:0Issues:0

gen_amba_2021

AMBA bus generator including AXI4, AXI3, AHB, and APB

License:NOASSERTIONStargazers:0Issues:0Issues:0

gitlabhq

GitLab CE Mirror | Please open new issues in our issue tracker on GitLab.com

Language:RubyLicense:NOASSERTIONStargazers:0Issues:1Issues:0

h265_decoder

H265 decoder write in verilog, verified on Xilinx ZYNQ7035

Language:SystemVerilogStargazers:0Issues:1Issues:0

HDL-Bits-Solutions

This is a repository containing solutions to the problem statements given in HDL Bits website.

Language:VerilogLicense:UnlicenseStargazers:0Issues:1Issues:0

hikyuu

Hikyuu Quant Framework 基于C++/Python的开源量化交易研究框架

Language:C++License:MITStargazers:0Issues:0Issues:0

jetson-nano-baseboard

Antmicro's open hardware baseboard for the NVIDIA Jetson Nano, TX2 NX and Xavier NX

License:Apache-2.0Stargazers:0Issues:0Issues:0

litex

Build your hardware, easily!

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

NIM_Duilib_Framework

网易云信Windows应用界面开发框架(基于Duilib)。招人招人,windows/mac/duilib/qt/electron http://mobile.bole.netease.com/bole/boleDetail?id=19904&employeeId=510064bce318835c&key=all&type=2&from=timeline

Language:C++License:MITStargazers:0Issues:1Issues:0

OpenBBTerminal

Investment Research for Everyone, Anywhere.

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

openc910

OpenXuantie - OpenC910 Core

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

Language:CLicense:AGPL-3.0Stargazers:0Issues:1Issues:0

photoprism

Open-Source Photo Management powered by Go and Google TensorFlow

Language:GoLicense:AGPL-3.0Stargazers:0Issues:1Issues:0

riscv-binutils-gdb

RISC-V backports for binutils-gdb. Development is done upstream at the FSF.

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

riscv-gcc

WIP, for RISC-V K-ext

License:GPL-2.0Stargazers:0Issues:0Issues:0

sahi

A lightweight vision library for performing large scale object detection/ instance segmentation.

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

smartdns

A local DNS server to obtain the fastest website IP for the best Internet experience, 一个本地DNS服务器,获取最快的网站IP,获得最佳上网体验。

Language:CLicense:GPL-3.0Stargazers:0Issues:1Issues:0

spo_extract_platform

本项目是利用深度学习技术来构建知识图谱方向上的一次尝试,作为开放领域的关系抽取,算是笔者的一次创新,目前在这方面的文章和项目都很少。

Language:PythonStargazers:0Issues:1Issues:0

verilog-ethernet

Verilog Ethernet components for FPGA implementation

Language:VerilogLicense:MITStargazers:0Issues:1Issues:0

ZYNQ7010-7020_AD9363

基于ZYNQ+AD9363的开源SDR硬件

Language:VHDLLicense:Apache-2.0Stargazers:0Issues:0Issues:0