王江涛 (1loading1)

1loading1

Geek Repo

Github PK Tool:Github PK Tool

王江涛's starred repositories

hpcore

Hogge Phase EMFI Detector

Language:VerilogStargazers:15Issues:0Issues:0

SpinalHDL

Scala based HDL

Language:ScalaLicense:NOASSERTIONStargazers:1591Issues:0Issues:0

corundum

Open source FPGA-based NIC and platform for in-network compute

Language:VerilogLicense:NOASSERTIONStargazers:1586Issues:0Issues:0

hdl

HDL libraries and projects

Language:VerilogLicense:NOASSERTIONStargazers:1445Issues:0Issues:0

pp4fpgas-cn-hls

HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:229Issues:0Issues:0

openofdm

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Language:VerilogLicense:Apache-2.0Stargazers:94Issues:0Issues:0

openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

Language:CLicense:AGPL-3.0Stargazers:3729Issues:0Issues:0

FPGA-JPEG-LS-encoder

An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器,可实现高压缩率的无损/近无损图像压缩。

Language:VerilogLicense:GPL-3.0Stargazers:194Issues:0Issues:0

FPGA-USB-Device

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器,可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备,只需要3个FPGA普通IO,而不需要额外的接口芯片。

Language:VerilogLicense:GPL-3.0Stargazers:533Issues:0Issues:0

FPGA-FOC

FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

Language:VerilogLicense:GPL-3.0Stargazers:479Issues:0Issues:0
Language:VHDLStargazers:2Issues:0Issues:0

verilog-dsp

Verilog digital signal processing components

Language:PythonLicense:MITStargazers:91Issues:0Issues:0

corundum

Open source FPGA-based NIC and platform for in-network compute

Language:VerilogLicense:NOASSERTIONStargazers:53Issues:0Issues:0

verilog-axi

Verilog AXI components for FPGA implementation

Language:VerilogLicense:MITStargazers:1384Issues:0Issues:0

AXI_Lite

This is an Ip design for AXI_Lite including master and slave in Vivado 2016.4

Language:VerilogStargazers:4Issues:0Issues:0

openofdm

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Language:VerilogLicense:Apache-2.0Stargazers:357Issues:0Issues:0

fifo

Generic FIFO implementation with optional FWFT

Language:VerilogStargazers:53Issues:0Issues:0

openpilot

openpilot is an operating system for robotics. Currently, it upgrades the driver assistance system in 275+ supported cars.

Language:PythonLicense:MITStargazers:48866Issues:0Issues:0

flash-linux0.11-talk

你管这破玩意叫操作系统源码 — 像小说一样品读 Linux 0.11 核心代码

Language:HTMLStargazers:19645Issues:0Issues:0

verilog-pcie

Verilog PCI express components

Language:VerilogLicense:MITStargazers:1036Issues:0Issues:0

verilog-ethernet

Verilog Ethernet components for FPGA implementation

Language:VerilogLicense:MITStargazers:2051Issues:0Issues:0

verilog-axis

Verilog AXI stream components for FPGA implementation

Language:PythonLicense:MITStargazers:695Issues:0Issues:0

pcileech

Direct Memory Access (DMA) Attack Software

Language:CLicense:AGPL-3.0Stargazers:4604Issues:0Issues:0

csgo-dma-overlay

A basic CS:GO ESP utilising DMA and HDMI-Overlay

Language:C++License:GPL-3.0Stargazers:668Issues:0Issues:0
License:GPL-3.0Stargazers:54Issues:0Issues:0

openwifi-hw

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Language:VerilogLicense:AGPL-3.0Stargazers:657Issues:0Issues:0

8b10b_encdec

8b10b Encoder/Decoder

Language:VHDLStargazers:8Issues:0Issues:0

8b10b_encdec

8b10b Encoder/Decoder

Stargazers:6Issues:0Issues:0

FPGA_Library

Vivado诸多IP,包括图像处理等

Language:VHDLLicense:MITStargazers:151Issues:0Issues:0