Artin Isagholian's repositories
Tiny_But_Mighty_I2C_Master_Verilog
I2C Master Verilog module
RGMII_Ethernet_Transceiver_Verilog
Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
Super_SPI_Master_Verilog
SPI Master Verilog module
Passe_Passe_Network_Switch
A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.
SuperHashProcessor
Quartus Prime project directory of a SHA1, SHA256, and MD5 hash processor written in System Verilog.
Language:Python000