ycy012

ycy012

Geek Repo

Github PK Tool:Github PK Tool

ycy012's repositories

SNN-Accelerator

A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The second layer is the hidden layer and has 100 neurons; the last layer is the output layer with 10 neurons.

Language:VerilogStargazers:1Issues:0Issues:0

awesome-neuromorphic-hw

Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.

License:GPL-2.0Stargazers:0Issues:0Issues:0

bindsnet

Simulation of spiking neural networks (SNNs) using PyTorch.

Language:PythonLicense:AGPL-3.0Stargazers:0Issues:0Issues:0

Butterfly_Acc

The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design"

Language:VerilogStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

MobileNet-in-FPGA

Generator of verilog description for FPGA MobileNet implementation

Language:VerilogStargazers:0Issues:0Issues:0

Neural-Networks-on-Silicon

This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning and computer architecture.

Stargazers:0Issues:0Issues:0

open-neuromorphic

List of open source neuromorphic projects: SNN training frameworks, DVS handling routines and so on.

License:GPL-2.0Stargazers:0Issues:0Issues:0

SpikeSim

snn hadrware simulator

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

SyncNN

[FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.

Language:C++Stargazers:0Issues:0Issues:0

systolic-array

verilog实现TPU中的脉动阵列计算卷积的module

Language:VerilogStargazers:0Issues:0Issues:0

Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA

Verilog Generator of Neural Net Digit Detector for FPGA

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:PythonLicense:MITStargazers:0Issues:0Issues:0

zynet

使用python脚本自动生成全连接网络, https://www.youtube.com/watch?v=3z_Eh3PSXKk

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

ZZUClock

郑大健康状况上报平台脚本

Language:ShellStargazers:0Issues:0Issues:0