TrivialMIPS

TrivialMIPS's repositories

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

Language:SystemVerilogNOASSERTION603 23 1

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

Language:SystemVerilog108 90

Linux porting to NonTrivialMIPS (based on linux-stable)

Language:CNOASSERTION12 20

Baremetal softwares for TrivialMIPS platform

Language:Assembly11 20

u-boot port of TrivialMIPS CPU on different boards

Language:C8 20

uCore MIPS32 porting

Language:C5 10

Showcase application for NSCSCC19

Language:C++2 10

Buildroot customizations and defconf for NonTrivial-MIPS

Language:MakefileNOASSERTION1 10

OpenSSL with ASIC-accelerated AES support by NonTrivialMIPS

Language:CNOASSERTION1 10