Giters
Swij
/
Substractive-Synthesizer
A subtractive synthesizer written in VHDL
Geek Repo:
Geek Repo
Github PK Tool:
Github PK Tool
Stargazers:
4
Watchers:
5
Issues:
0
Forks:
0
This repository is not active
About
A subtractive synthesizer written in VHDL
Languages
Language:
VHDL
97.5%
Language:
Python
2.5%