starkerfirst / USTC_2022FA_ICdesign

Design a micro chip in TSMC .18um process, including a mips cpu (8 bit) and a systolic array accelerator

Geek Repo

Github PK Tool

Chip Design Practice 2022FA

This project is done and GDS map has been submitted to the foundry. We are waiting for the return of chips.

The working directory lies in ./ic_finish, including source codes, scripts and snapshots.

About

Design a micro chip in TSMC .18um process, including a mips cpu (8 bit) and a systolic array accelerator

Languages

Language:Verilog 32.3%Language:HTML 31.4%Language:Tcl 13.1%Language:SourcePawn 10.5%Language:GLSL 8.3%Language:Roff 3.0%Language:C 0.9%Language:Perl 0.2%Language:SystemVerilog 0.1%Language:Makefile 0.1%Language:Shell 0.1%Language:Smarty 0.0%