Saggit (saggit01)

saggit01

Geek Repo

Location:Davis, CA

Github PK Tool:Github PK Tool

Saggit's repositories

cs50-final-project

cs50 final project

Language:CSSStargazers:1Issues:0Issues:0

MPSoC-NoC

Network on Chip for MPSoC

Language:SystemVerilogLicense:MITStargazers:1Issues:1Issues:0

sandbox

Algorand node sandbox

Language:ShellStargazers:1Issues:0Issues:0

ArduinoCore-avr

The Official Arduino AVR core

Language:CStargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0

coding-interview-university

A complete computer science study plan to become a software engineer.

License:CC-BY-SA-4.0Stargazers:0Issues:0Issues:0

cpp-lru-cache

Simple and reliable LRU cache for c++ based on hashmap and linkedlist

License:BSD-3-ClauseStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

how-to-secure-anything

How to systematically secure anything: a repository about security engineering

Stargazers:0Issues:0Issues:0

interview

Everything you need to prepare for your technical interview

License:WTFPLStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

lowrisc-chip

The root repo for lowRISC project and FPGA demos.

License:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

PopCritic

Movies Reviewed by people, for people

Language:JavaScriptLicense:MITStargazers:0Issues:0Issues:0

projf-explore

Project F brings FPGAs to life with exciting open-source designs you can build on.

Language:SystemVerilogLicense:MITStargazers:0Issues:0Issues:0

python-synth

Simple additive synth I made for studying.

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

Realtime_PyAudio_FFT

Realtime audio analysis in Python, using PyAudio and Numpy to extract and visualize FFT features from streaming audio.

License:MITStargazers:0Issues:0Issues:0

RISCBoy

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

Language:VerilogStargazers:0Issues:0Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

License:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-rust

RISC-V processor emulator written in Rust+WASM

Language:RustLicense:MITStargazers:0Issues:0Issues:0

skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

License:Apache-2.0Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

Speller-1

Spell checker using C

Language:CStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

system-design-primer

Learn how to design large-scale systems. Prep for the system design interview. Includes Anki flashcards.

License:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

ThinkDSP

Think DSP: Digital Signal Processing in Python, by Allen B. Downey.

Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

verilator

Verilator open-source SystemVerilog simulator and lint system

Language:C++License:LGPL-3.0Stargazers:0Issues:0Issues:0
Language:TclStargazers:0Issues:0Issues:0