roman3017's repositories

Language:VerilogLicense:NOASSERTIONStargazers:13Issues:5Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:2Issues:1Issues:0

u-boot

"Das U-Boot" Source Tree

Language:CStargazers:1Issues:3Issues:0

alldigitalradio

All Digital Radio Platform written in nmigen targeting FPGAs (for now)

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:1Issues:0

amaranth-boards

Board definitions for Amaranth HDL

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

apicula

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

barebox

The barebox bootloader

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Language:AssemblyStargazers:0Issues:2Issues:0

SaxonSoc

SoC based on VexRiscv and ICE40 UP5K

Language:ScalaLicense:MITStargazers:0Issues:1Issues:0

SpinalHDL

SpinalHDL core

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:1Issues:0

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

Language:AssemblyLicense:MITStargazers:0Issues:2Issues:0

boards

Assorted nMigen board descriptions for random dev boards I have lying around.

Language:PythonStargazers:0Issues:1Issues:0

buildroot

Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is at http://git.buildroot.net/buildroot/. Do not open issues or file pull requests here.

Language:MakefileLicense:NOASSERTIONStargazers:0Issues:2Issues:0
Language:CStargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:2Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:2Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:2Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:2Issues:0

caravel_template

https://caravel-user-project.readthedocs.io

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

coreboot

github mirror of coreboot.org's master repository

Language:CLicense:GPL-2.0Stargazers:0Issues:2Issues:0

CudaMiner

a CUDA accelerated litecoin mining application based on pooler's CPU miner

Language:CudaLicense:NOASSERTIONStargazers:0Issues:2Issues:0

fpga-3-softcores

Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware

Language:VerilogLicense:MITStargazers:0Issues:1Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

litex-hyperram

Standard HyperRAM core for ECP5 written in Litex/Migen

Language:PythonStargazers:0Issues:1Issues:0

nmigen_getting_started

A few basic designs to demonstrate the syntax for using nMigen's basic features.

Language:PythonLicense:MITStargazers:0Issues:1Issues:0
Language:HTMLStargazers:0Issues:1Issues:0

symbiflow-arch-defs

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Language:Jupyter NotebookLicense:ISCStargazers:0Issues:1Issues:0

VexRiscvRegressionData

Used to store heavy data required to run full VexRiscv regressions

Language:AssemblyStargazers:0Issues:2Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:2Issues:0

vgasim

A Video display simulator

Language:VerilogStargazers:0Issues:2Issues:0