Designed an architecture simulator which takes trace file of any program as input and simulates the branch predictor, inorder pipeline and cache. The simulator produces IPC, L1 local miss rate, L2 local miss rate and branch prediction accuracy as output.