Bassant Hassan's repositories
caravel
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
Language:VerilogApache-2.0000
Language:TclApache-2.0000
counter_caravel_example
https://caravel-user-project.readthedocs.io
Language:VerilogApache-2.0000
IP_Utilities
AUC Open Hardware Lab (AUCOHL) IP Utilities
Language:PythonApache-2.0000
mpc
Multi-Project Support for Caravel
Language:VerilogApache-2.0000
open_pdks
PDK installer for open-source EDA tools and toolchains. Distributed with a setup for the Google/SkyWater 130nm process.
Language:PythonApache-2.0000
OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
Language:PythonApache-2.0000