osaboh / Tizzy

Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python

Geek Repo

Github PK Tool