Unify the program and data memories.
nsailor opened this issue · comments
Since this is a single cycle implementation and we don't have a cache system, the only way to do this is to add a second reading port to the RAM.
This will allow us to load arbitrary binaries produced by the compiler that have data as well as instructions.
Implemented in f28ceb9.