This GUI converts Verilog top module code into a block design. Moreover, on block design screen, you can add, remove, rename modules and ports and generate top module code.
This GUI converts Verilog top module code into a block design. Moreover, on block design screen, you can add, remove, rename modules and ports and generate top module code.
GNU General Public License v3.0