Giters

mert137 / Verilog-Code-To-Block-Converter

This GUI converts Verilog top module code into a block design. Moreover, on block design screen, you can add, remove, rename modules and ports and generate top module code.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

This repository is not active

About

This GUI converts Verilog top module code into a block design. Moreover, on block design screen, you can add, remove, rename modules and ports and generate top module code.

License:GNU General Public License v3.0

Languages

Language:Python 99.7%Language:Verilog 0.3%