masterdezign / hdl_uart

A VHDL UART for communicating over a serial link with an FPGA

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

masterdezign/hdl_uart Issues

No issues in this repository yet.