Marwan Abbas (marwaneltoukhy)

marwaneltoukhy

Geek Repo

Company:efabless.com

Location:Cairo, Egypt

Home Page:https://www.linkedin.com/in/marwan-abbas-764787163/

Github PK Tool:Github PK Tool


Organizations
efabless

Marwan Abbas's repositories

Stargazers:1Issues:0Issues:0

VLSI

VLSI course

Stargazers:1Issues:0Issues:0

AUCSpider

Database Final

Language:PythonStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

caravel

Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

caravel-gf180mcu

This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efabless/caravel.

License:Apache-2.0Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

caravel_mgmt_soc_litex

https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

extra_be_checks

Extra backend checks for sky130

License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0
Language:JavaStargazers:0Issues:0Issues:0

MS_CLK_RST

All digital clock and rest controller

License:Apache-2.0Stargazers:0Issues:0Issues:0

MS_QSPI_XIP_CACHE

AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP

License:Apache-2.0Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

open_pdks

PDK installer for open-source EDA tools and toolchains. Distributed with a setup for the Google/SkyWater 130nm process.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

openframe_simple_example

Example digital project for the Efabless Caravel "openframe" harness

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

OpenRAM

An open-source static random access memory (SRAM) compiler.

License:BSD-3-ClauseStargazers:0Issues:0Issues:0
Language:ShellStargazers:0Issues:0Issues:0

spm_ip

A template IP to be used by ipm

Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

videoGameDesign

Video Game design course

Language:JavaScriptStargazers:0Issues:0Issues:0