laforest / Octavo

Verilog FPGA Parts Library. Old Octavo soft-CPU project.

Home Page:http://fpgacpu.ca/

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Replace "===" with "==" where used for synthesis

laforest opened this issue · comments

"===" does a direct comparison on 0,1,Z,X, which is not the intended behaviour for synthesis.
(But this would be good for verification, where we may expect Z or X on some inputs)
Instead, use "==" which returns X if an operand is X or Z, which matches synthesis behaviour.