Verilog FPGA Parts Library. Old Octavo soft-CPU project.
Home Page:http://fpgacpu.ca/
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
laforest opened this issue 10 years ago · comments
Extension on #40
Have the counter decrement every thread cycle instead of every branch test, to act as a thread cycle counter. Branch on same BTM entry as in #40 .
Decrement each clock tick to implement clock cycle counter.
Use some High mem bits to select behaviour.