laforest / Octavo

Verilog FPGA Parts Library. Old Octavo soft-CPU project.

Home Page:http://fpgacpu.ca/

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Factor out the Memory sub-modules

laforest opened this issue · comments

Currently, the Memory module contains everything. Factoring it out into separate modules would more cleanly expose the useful reusable bits inside, like the universal address decoder and translator.