kola-hash

kola-hash

Geek Repo

Github PK Tool:Github PK Tool

kola-hash's repositories

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

build

Makefiles to use OP-TEE on various platforms

Language:MakefileStargazers:0Issues:0Issues:0

C-Plus-Plus

Collection of various algorithms in mathematics, machine learning, computer science and physics implemented in C++ for educational purposes.

Language:C++License:MITStargazers:0Issues:0Issues:0

common_cells

Common SystemVerilog components

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

core_ddr3_controller

A DDR3 memory controller in Verilog for various FPGAs

Language:VerilogStargazers:0Issues:0Issues:0

CPlusPlusThings

C++那些事

Language:C++Stargazers:0Issues:0Issues:0

DBoW2

Enhanced hierarchical bag-of-word library for C++

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

FPGAandCNN

基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现

Language:VerilogStargazers:0Issues:0Issues:0

fpu-1

synthesiseable ieee 754 floating point library in verilog

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

How-To-Ask-Questions-The-Smart-Way

本文原文由知名 Hacker Eric S. Raymond 所撰寫,教你如何正確的提出技術問題並獲得你滿意的答案。

Language:JavaScriptLicense:MITStargazers:0Issues:0Issues:0

iverilog

Icarus Verilog

Language:C++License:GPL-2.0Stargazers:0Issues:0Issues:0

JLinkage

JLinkage is the most popular method for detecting vanishing point and this repository is the C++ version of JLinkage which can be directly used in Linux.

Language:C++License:GPL-2.0Stargazers:0Issues:0Issues:0

linux

Linux kernel source tree

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

miniFOC

你还在为有刷电机的高噪声、低响应速度和低寿命而烦恼吗?这个项目是一个20块钱就能搞定的FOC无刷电机控制方案!This project is a FOC (Field Oriented Control) BLDC Motor control scheme that can be done for 3$!

Language:C++License:AGPL-3.0Stargazers:0Issues:0Issues:0

neoTRNG

:game_die: A Tiny and Platform-Independent True Random Number Generator for any FPGA.

Language:VHDLLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

oh

Verilog library for ASIC and FPGA designers

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

optee_client

Normal World Client side of the TEE

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

optee_os

Trusted side of the TEE

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

optee_test

Test suite

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

ORB_SLAM2

Real-Time SLAM for Monocular, Stereo and RGB-D Cameras, with Loop Detection and Relocalization Capabilities

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

ORB_SLAM3

ORB-SLAM3: An Accurate Open-Source Library for Visual, Visual-Inertial and Multi-Map SLAM

Language:C++License:GPL-3.0Stargazers:0Issues:0Issues:0

ov2slam

OV²SLAM is a Fully Online and Versatile Visual SLAM for Real-Time Applications

Language:C++License:GPL-3.0Stargazers:0Issues:0Issues:0

Pytorch-UNet

PyTorch implementation of the U-Net for image semantic segmentation with high quality images

Language:PythonLicense:GPL-3.0Stargazers:0Issues:0Issues:0

riscv-binutils-gdb

RISC-V backports for binutils-gdb. Development is done upstream at the FSF.

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

riscv-opcodes

RISC-V Opcodes

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

STDC-Seg

Source Code of our CVPR2021 paper "Rethinking BiSeNet For Real-time Semantic Segmentation"

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

unet

unet for image segmentation

Language:Jupyter NotebookLicense:MITStargazers:0Issues:0Issues:0

verilog-axi

Verilog AXI components for FPGA implementation

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

verilog-pcie

Verilog PCI express components

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

Visual_SLAM_Related_Research

视觉(语义) SLAM 相关研究跟踪

Stargazers:0Issues:0Issues:0