JosephMart / ECEN248

My lab reports for ECEN 248

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

ECEN 248 Labwork

Homework Name Grade
Lab 01 - Digital Logic Gates 100/100
Lab 02 - Inverter Characteristics and the Ring Oscillator 97/100
Lab 03 - Logic Minimization with Karnaugh Maps 74/100
Lab 04 - Rudimentary Adder Circuits 95/100
Lab 05 - Simple Arithmetic Logic Unit 91/100
Lab 06 - Introduction to Logic Simulation and Verilog) 99/100
Lab 07 - Introduction to Behavioral Verilog and Logic Synthesis 100/100
Lab 08 - Introduction to Sequential Logic 100/100
Lab 09 - Counters, Clock Dividers, and Debounce Circuits 100/100
Lab 10 - An Introduction to High-Speed Addition 100/100
Lab 11 - A Simple Digital Combination Lock 100/100
Lab 12 - The Traffic Light Controller Lab 61/70

Made with ❤️ by Joseph Martinsen

About

My lab reports for ECEN 248


Languages

Language:Verilog 61.5%Language:TeX 32.7%Language:Coq 4.5%Language:HTML 1.3%