A VHDL implementation of 128 bit AES encryption with a PCIe interface.
The VHDL test benches were wired up to Python unit tests to verify the correct operation of the AES cipher.
The ASIC process we were targeting was not fast enough to keep up with line-speed PCIe serial data. Thus, the ASIC core integrates with a serial<>parallel PCIe bridge IC. The design was intended to be pipelined and parrallelized but that put it over our die size limit. The code is still there for that optimization, if you prefer to do so.
The S-box implemntation is compact and fast thanks to the design by Edmin NC Mui.
This project was awarded the AMD Excellence in Design Award.