iampranayreddy's repositories

Language:AssemblyStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

C-Plus-Plus

Collection of various algorithms in mathematics, machine learning, computer science and physics implemented in C++ for educational purposes.

License:MITStargazers:0Issues:0Issues:0

myverilog

my verilog practice codes

Language:VerilogStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

namasteduniya

mah lyf mah rulz

Stargazers:0Issues:0Issues:0

Floating-Point-ALU-in-Verilog

32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.

License:NOASSERTIONStargazers:0Issues:0Issues:0

ieee-convert

A simple routine in Verilog HDL that converts integers into IEEE 754 Floating Point format.

Stargazers:1Issues:0Issues:0

sobel

Implementation of Sobel Filter in Verilog

Stargazers:0Issues:0Issues:0

FPU

IEEE 754 floating point unit in Verilog

License:GPL-3.0Stargazers:0Issues:0Issues:0