Xuanyu Hu (helium729)

helium729

Geek Repo

Company:Hubei Yanchuan Tech. Co. Ltd. @hbyctech

Location:Wuhan, Hubei, China

Github PK Tool:Github PK Tool

Xuanyu Hu's repositories

vigna

A FPGA-friendly RISC-V RV32I Microcontroller core.

Language:VerilogLicense:MITStargazers:4Issues:0Issues:0

argparse

A C++ argparser based on standard libraries

Language:C++License:MITStargazers:3Issues:0Issues:0

ravel

A bunch of accelerators for FPGAs

Language:VerilogLicense:MPL-2.0Stargazers:1Issues:0Issues:0

scatk

Side Channel toolkit in C++ for high speed analysis

Language:C++License:MITStargazers:1Issues:0Issues:0

simplesat

A simple sat solver to demostrate DPLL algorithm.

Language:C++License:MPL-2.0Stargazers:1Issues:0Issues:0

AES_TIs

Smaller and Faster First-Order DPA Resistant AES Implementations with Less or No Fresh Randomness

Language:VerilogStargazers:0Issues:0Issues:0

Clash-for-Windows_Chinese

clash for windows汉化版. 提供clash for windows的汉化版, 汉化补丁及汉化版安装程序

Language:JavaScriptStargazers:0Issues:0Issues:0

clash-verge

A Clash GUI based on tauri. Supports Windows, macOS and Linux.

Language:TypeScriptStargazers:0Issues:0Issues:0

Clash.Meta

A rule-based tunnel in Go.

Stargazers:0Issues:0Issues:0

FPGA-ftdi245fifo

FPGA-based USB fast data transmission using FT232H/FT600 chip. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0

linux

Linux kernel source tree

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

litex

Build your hardware, easily!

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

litex-boards

LiteX boards files

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogLicense:ISCStargazers:0Issues:0Issues:0

pythondata-cpu-cva6

Python module containing system_verilog files for cva6 cpu (for use with LiteX).

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

SILVER

SILVER - Statistical Independence and Leakage Verification

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

Language:AssemblyLicense:MITStargazers:0Issues:0Issues:0

FPGA-USB-Device

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器,可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备,只需要3个FPGA普通IO,而不需要额外的接口芯片。

License:GPL-3.0Stargazers:0Issues:0Issues:0

NullFresh

Codes and designs of first-order SCA secure hardware implementations without fresh randomness

License:NOASSERTIONStargazers:0Issues:0Issues:0

ollama

Get up and running with Llama 2, Mistral, and other large language models locally.

License:MITStargazers:0Issues:0Issues:0

proxlog

A proxy http logger.

Language:C++License:MPL-2.0Stargazers:0Issues:0Issues:0

quivr

Your GenAI Second Brain 🧠 A personal productivity assistant (RAG) ⚡️🤖 Chat with your docs (PDF, CSV, ...) & apps using Langchain, GPT 3.5 / 4 turbo, Private, Anthropic, VertexAI, Ollama, LLMs, that you can share with users ! Local & Private alternative to OpenAI GPTs & ChatGPT powered by retrieval-augmented generation.

License:Apache-2.0Stargazers:0Issues:0Issues:0

z3

The Z3 Theorem Prover

License:NOASSERTIONStargazers:0Issues:0Issues:0