edaa-org / pySVModel

An abstract language model of SystemVerilog (incl. Verilog) written in Python.

https://edaa-org.github.io/pySVModel/

Geek Repo

Github PK Tool