cisen / caravel_mpw5_prga

Tapeout of PRGA on MPW-5

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

ORDER PRGA Tapeout

This repository is a branch of the caravel_user_project repository, modified for the tapeout of a 512-LUT4 FPGA generated using PRGA.

A 512-LUT4 FPGA generated using PRGA (Princeton Reconfigurable Gate Array)

  • An 8x8 array of CLBs, each containing 8 LUT4s and 8 DFFs and a local programmable crossbar for intra-CLB routing
  • 24-track routing channel with L1 tracks
  • Capable of implementing 16 out of 30 ISCAS'89 circuits

License UPRJ_CI Caravel Build

Design

We used a three level hierarchical design:

  • 1x Caravel user project wrapper
    • 1x PRGA top
      • 64x CLB tile

About

Tapeout of PRGA on MPW-5

License:Apache License 2.0


Languages

Language:Verilog 99.9%Language:C 0.0%Language:Tcl 0.0%Language:Makefile 0.0%Language:Python 0.0%Language:Shell 0.0%