Warn after simulation ends if a domain's clock isn't driven by either logic or testbench

[Catherine]

This should catch a common typo: m.d.snyc += ... or similar.