Ahmad Zaklouta (Ahmad-Zaklouta)

Ahmad-Zaklouta

Geek Repo

Company:Synective Labs

Location:Stockholm

Home Page:https://www.linkedin.com/in/ahmadzaklouta/

Github PK Tool:Github PK Tool

Ahmad Zaklouta's repositories

VHDL_courses

courses to learn VHDL

Design-Patterns-in-C

Practical design patterns in C

Language:CLicense:MITStargazers:0Issues:0Issues:0

Digital

Collection of work/assignments done with digital systems, FPGAs/VHDL, and C/C++

Language:VHDLStargazers:0Issues:0Issues:0

digital_communication

resources for digital communication

Stargazers:0Issues:3Issues:0
Stargazers:0Issues:2Issues:0

genesyszu

GenesysZU projects

Language:TclStargazers:0Issues:0Issues:0

guide-github-pull-request

An intro to GitHub Pull Requests guide created by Thinkful

Stargazers:0Issues:0Issues:0

hard_drive_resources

Resources for understanding hard drive

Stargazers:0Issues:0Issues:0

HPS2FPGAmapping

SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

microwatt

A tiny Open POWER ISA softcore written in VHDL 2008

License:NOASSERTIONStargazers:0Issues:0Issues:0

neo430

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

License:BSD-3-ClauseStargazers:0Issues:0Issues:0
Stargazers:0Issues:2Issues:0

nvim

vim configuration

Language:Vim ScriptStargazers:0Issues:2Issues:0

ode-solver-chip

Design, implementation, test and synthesis of a chip that solves ODE equations

Language:VHDLStargazers:0Issues:1Issues:0

pipeline-risc-cpu

Design and VHDL implementation of RISC CPU with 5 stages pipeline

Stargazers:0Issues:0Issues:0

Python

All Algorithms implemented in Python

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

RFSoC-Book

Companion Jupyter Notebooks for the RFSoC-Book.

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

Solution-StopWatch

Professional VHDL Class Solution - StopWatch

License:MITStargazers:0Issues:0Issues:0

surf

A huge VHDL library for FPGA development

License:NOASSERTIONStargazers:0Issues:0Issues:0

tdd-intro

Example of Test Driven Design with VUnit

License:MITStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

uvvm-tutorial

A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).

Stargazers:0Issues:0Issues:0
Language:VHDLStargazers:0Issues:1Issues:0
Stargazers:0Issues:0Issues:0

vhdl-style-guide

Style guide enforcement for VHDL

License:GPL-3.0Stargazers:0Issues:0Issues:0
Language:VHDLStargazers:0Issues:1Issues:0
Language:HTMLStargazers:0Issues:1Issues:0
Stargazers:0Issues:0Issues:0