ZhuangzhuangWu

ZhuangzhuangWu

Geek Repo

Github PK Tool:Github PK Tool

ZhuangzhuangWu's repositories

Accelerator_Templete

It can be used to build a programmable accelerator or an acccelerator for specific-mapping.

Language:VHDLLicense:MITStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

AI-Chip

A list of ICs and IPs for AI, Machine Learning and Deep Learning.

Language:PHPStargazers:0Issues:0Issues:0

akg

AKG (Auto Kernel Generator) is an optimizer for operators in Deep Learning Networks, which provides the ability to automatically fuse ops with specific patterns.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

axi2sram

AXI4 to SRAM Interface

License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

CGRA-Flow

CGRA-Flow is a integrated framework for CGRA synthesis and development.

Stargazers:0Issues:0Issues:0

dijkstra-path-finding

Implementing Dijkstra's Algorithm in Software and Hardware

Stargazers:0Issues:0Issues:0

dma

Open-Source AXI4 DMA Engine in SystemVerilog and Chisel

License:Apache-2.0Stargazers:0Issues:0Issues:0

fastvdma

Antmicro's fast, vendor-neutral DMA IP in Chisel

License:Apache-2.0Stargazers:0Issues:0Issues:0

FPGA-Devcloud

Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel® FPGA Devcloud website:

Stargazers:0Issues:0Issues:0

FPGA-Project-2022-simple-tpu

Systolic array based simple TPU for CNN on PYNQ-Z2

Stargazers:0Issues:0Issues:0

frame

FRAME: Fast Roofline Analytical Modeling and Estimation

License:MITStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:CLicense:MITStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

lake

Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.

License:BSD-3-ClauseStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0

npu_old

Chisel3 AXI FPU prototype

Stargazers:0Issues:0Issues:0

pillars

An integrated CGRA design framework

License:MITStargazers:0Issues:0Issues:0

polymer

Bridging polyhedral analysis tools to the MLIR framework

License:MITStargazers:0Issues:0Issues:0
Language:CLicense:MITStargazers:0Issues:0Issues:0

rocket-chip-fpga-shells

Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards

License:Apache-2.0Stargazers:0Issues:0Issues:0

SystolicArray

A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.

Stargazers:0Issues:0Issues:0

t2sp

Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)

License:NOASSERTIONStargazers:0Issues:0Issues:0

tensil

Open source machine learning accelerators

License:NOASSERTIONStargazers:0Issues:0Issues:0

tzer

Tzer: TVM Implementation of "Coverage-Guided Tensor Compiler Fuzzing with Joint IR-Pass Mutation (OOPSLA'22)“.

License:Apache-2.0Stargazers:0Issues:0Issues:0

VisuTVM

TVM Relay IR Visualization Tool (TVM 可视化工具)

License:Apache-2.0Stargazers:0Issues:0Issues:0

zigzag

HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators

License:BSD-3-ClauseStargazers:0Issues:0Issues:0