Xilinx / ml-suite

Getting Started with Xilinx ML Suite

Home Page:https://aws.amazon.com/marketplace/pp/B077FM2JNS

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

ERROR: Unable to create handle to FPGA on platform alveo-u250

CainXIII opened this issue · comments

config["xclbin"] = "../overlaybins/" + config["platform"] + "/overlay_3.xclbin"

ret, handles = xdnn.createHandle(config['xclbin'])

if ret:
print("ERROR: Unable to create handle to FPGA")
else:
print("INFO: Successfully created handle to FPGA")

it say that: ERROR: Unable to create handle to FPGA
can anyone tell me what happens